This paper focuses on the development of systems with so called on-line optimized reliability. In case of on-line analysis reliability analysis should have the same importance as functio nal analysis is having now. Reliability should be integrated in a design. The function of a quality assurance team is only to check this built-in reliability. Not to make a functional correct design also reliable [I]. Therefore the designer (or design team) should be able to perform reliability analysis during the system synthe sis.
ABS1RACT.
This paper focuses on the development of systems with so called on-line optimized reliability. In case of on-line analysis reliability analysis should have the same importance as functio nal analysis is having now. Reliability should be integrated in a design. The function of a quality assurance team is only to check this built-in reliability. Not to make a functional correct design also reliable [I] . Therefore the designer (or design team) should be able to perform reliability analysis during the system synthe sis.
Although conventional failure rate prediction using, for example MIL-HDBK-217 [2] methods, proo f to be very useful there are often considerable numbers of failures due to "unex pected" causes. Analysis of these failures shows that a conside rable group of these "unexpected" failures is due to a combina tion of tolerance effects and part (over-) stress. This paper des cribes a method to predict these failures. Research was carried out in close cooperation with Ph�lips Industries, the Netherlands to verify the predicted results.
lN1RODUCTION.
One of the most characteristic aspects of the development process of a system is the fact that only in a few cases a design is completed without numerous, often tedious, changes. This a consequence of the nature of the process of designing. And, as the changes are initiated by numerous causes, they will be intro duced in the development process somewhere between prelimi nary system design and system use.
There is, however, a considerable difference in which phase of the development process the design changes are introduced.
In general changes are introduced in the frrst phases of the de velopment cycle. Changes introduced later do occur but should be avoided due to the great effort required to make changes in an almost completed design. This due to the large amount of pa rameters involved. The problem, however, will often be that the re is quite a difference in one single, working, prototype in a la boratory environment and a large series of systems working ac cording to their specifications for a stated period of time under certain environmental conditions. Generally speaking there are two methods in use to predict the behavior of a series of systems in a user environment: -Problem prediction using prediction models and techniques.
-Intensive simulation tests of a series of prototypes.
An advantage of the second method is the fact that, general ly speaking, many design weaknesses will be detected. This me thod, however, will be rather time consuming and tedious. It will require quite a lot of effort to modify an (often) almost comple ted design. A consequence will be that a lot of interaction be tween different groups of people is required. (Designers, Quali ty assurance teams, etc.) As a result solutions will be added to and will not be not integrated in a design. This is called off-line optimization.
Theoretical predictions are therefore used to improve the ef ficiency of the design process. A problem of the use of predic tion models is the fact that, generally speaking, not all possible problems will be predicted. Therefore simulation tests will be used for control and verification purposes to fmd problems not predicted by the first method.
An advantage of the frrst method is the possibility to perform system optimizations during an early design phase. And, if the re are "problem prediction models" available expressing unwan ted effects in terms of (electrical) design parameters it is possi ble that bottlenecks are removed by the designers themselves as an integrated part of the design process. This is called on-line optimization. This paper will describe possibilities for on-line optimization taking into account tolerance effects, reliability ef fects and combined tolerance and reliability effects.
TOLERANCE EFFECTS.
As the main emphasis in on-lined circuit optimization is on circuit optimization performed by the designer himself it is im portant to define parameters closely related to parameters alrea dy in use by the designer. To describe the effects of part toleran ces on system level there is a wide range of parameters known in literature. The method adopted here is the use of so-called to lerance sensitivity parameters. [3, 4, 5] ay(x) TSx = ------ax
Where: TSx= Tolerance sensitivity (of signal Y) for (part) parameter x. Y= circuit signal (such as a node voltage), x = (part) parameter such as a resistor value. Using these parameters it is possible to describe the effects of circuit (part) parameter tolerances on signals defined on system level such as output signals. The use of automated tolerance ana lysis tools to provide sensiti vity data will be very useful for a de signer to optimize a circuit in respect to the influence of toleran ce effects. However, these parameters will not be sufficient to prevent the already mentioned "unexpected" failures. Therefore it is necessary to take also reliability effects into account.
RELIABILITY EFFECTS.
A well known method to predict a circuits (or systems) relia bility is given in the United States department of defense hand book MIL-HDBK-217. The MIL -HDBK 217 establishes uni fonn methods for predicting the reliability of electronic parts and systems. An example of the result of such a MIL-HDBK-217 Part Stress Analysis is given in the figure below. A disadvantage of the use of fai lure rate figures is the fact that, although they are very useful as indicators, they hardly provide a direct relation with often used design parameters such as vol tages, currents, part temperatures, etc. In an on-line optimization process a designer will not only be interested in failure rates but also in the mechanism (or mechanisms) causing that failure rate. This is illustrated using the following example:
Given two power resistors with an equal rating but construc ted using different technologies. In this case a resistor in accord ance with MIL -spec. MIL-R-26 (CodeRW: Resistor, Fixed, Wi rewound, Power type) and a resistor in accordance with MILspec. MIL-R-1l804 (Code RD: Resistor, Fixed, Film, Power type). Figure 2 shows for both resistors the failure rate versus the applied power load.
.01
An important conclusion from figure 2 is the fact that, alt hough the numeric value of the failure rate is of the same order of magnitude the failure rate of the code RW resistor appears to be more sensitive to changes in power load than the code. Thus power derating appears to be more effective for code RW resis tors than for code RD resistors. A problem is that many devices, especially more complicated devices such as semiconductors, are subject to many different, correlated, stress mechanisms. Therefore it is not possible to present simple failure rate fload figures such as given in the stated example. To achieve a more comprehensive view of requires introduction of a new set of pa rameters.
WAD SENSITNITY ANALYSIS.
Similar with the sensitivity parameters used for tolerance ana lysis, giving a direct relation between (tolerance in) a design pa rameter and the tolerance effect, it is possible to defi ne a set of load sensitivities. This load sensitivity, will be defined as:
Where: LSx= Failure rate sensitivity (of a part) for stress parameter x.
A.= Part fail ure rate.
x = stress parameter (such as electrical stress)
Simple (power) load sensitivity relations for the two resistors given in the previous example are given in the figure 3. A major problem in presenting Load Sensitivity figures is the fact that simple relations, such as given in the figure above, often do not exist. As many parts are sensitive to various stresses there will exist more than one LS parameter: LSv: Voltage-load sensitivity. LSi: Current-load sensitivity. LSp: Power-load sensitivity. LSt: Thermal-load sensitivity.
It is important to know that these parameters have a strong correlation. Therefore the parameters should always be presen ted as a complete set of parameters and not as a simple figure such as figure 3 above. The conditions under which these para meters were calculated should also be given.
LOAD SENSITIVITY MODELS.
Normally these Load Sensitivity models are derived (mathe matical) from the well known MIL-HDBK-217 failure rate mo dels (or other equally detailed reliability analysis handbooks). Sometimes, however, devices appeared to be sensitive to failu re mechanisms not covered in the MIL-HDBK-217. For exam ple High-Voltage transistors appeared to be sensitive not only to the applied collector-emitter voltage and the dissipated power but also to the maximum base current. Therefore in some cases additions and corrections on the sensitivity models derived from the MIL Handbook turned out to be necessary.
At the moment Load Sensitivity models have been verified for most single analogue components and for many oflhese com ponents the mathematical derivation of the MIL-HDBK-2l7 for mulas turned out to be adequate. Only exception were the semi conductor components where a high dQ/dt occurs (Especially power components). At the moment a preliminary model which takes this effect into account is available but not yet completely verified. After verification these models will be published sepa rately. This paper, however, will use the models derived from MIL-HDBK-217.
Although, at the moment, no models are available for integra ted circuits a separate research project will be started in septem ber 1988 to fill this gap. As load sensitivity problems are expec ted especially for power circuits the first task of this project will consider integrated power circuits such as driver circuits, power amplifiers, etc.
USE OF LOAD SENSITIVITY ANALYSIS .
Load Sensitivity parameters are particularly useful for desig ners to be used as parameters in the design process in addition to MIL-HDBK-217 part stress analysis results. For example: for parts with a low LSx value derating on parameter x is hardly use ful. For parts with a high LSx, however, considerable improve ments can be achieved by means of changing parameter x or by taking another part less sensitive to parameter x. This so-called (electrical) parameter centered derating is quite a safe and use ful method in those situations were there are possibilities to chan ge electrical parameters and/or parts. There are also situations (especially in consumer electronics) were the extra costs of de rating (Often "stronger" part = more expensive, derating electri cal value x = decreasing system efficiency) should be avoided if possible. In those cases it is important. especially when a parts reliability has (in a certain operating point) a strong sensitivity for a certain electrical parameter, that unexpected variations in that electrical parameter do not occur. Therefore parts with a lar ge influence on such a parameter should be given special atten tion. This can be done using the tolerance sensitivity analysis mentioned previously.
COMBINING TOLERANCE-AND RE LIABILITY SENSITIVITY.
Therefore a next step will be to combine tolerance data with reliability data. Combining these figures makes it possible to give combined stress-reliability figures for a circuit. In fact this com bination of tolerance sensitivity and stress sensitivity allows prediction of a category of failures which would not have been found using straight reliability or straight tolerance effect pre dictions. Parts failing due to a combination of tolerance and reliabili ty problems are likely to have a comperatively large PSx value.
A disadvantage of the use of these parameters is the fact that. even in a relative simple circuit. it will take quite a lot of calcu lations to find all the existing PSx parameters. And most of the se parameters will be of little importance. As this method was originally intended for on-line use (by the designer himself) it is obvious that the introduction of computer aided tools is almost necessary. To verify the used sensitivity models and to test the given theory in practice a set of computer aided tools is under development at Twente University. These tools are part of a pro ject called CARAD (Computer Aided Reliability Analysis and Design). This process of modeling. verification and too l devel opment is performed in close coo peration with Philips Industries in Eindhoven. the Netherlands.
PRACTICAL USE.
To verify the given theory and the related computer aided tools a test was carried out on the design process of a switched power supply. A switched power supply was selected because at the time the test started the CARAD tools were able to analyze discrete analog circuits only. Because the stated problems are ex pected especially for high voltage. high power circuits this pilot project seemed to be interesting.
RESULTS.
Three different switched power supplies were tested using this method. As an illustration a critical part of one of these p0-wer supplies (the high-voltage driver stage) is given as an exam ple. Although it may appear that this example considers a "stand alone" structure this circuit is part of a larger structure and the here presented results are only a part of the actual analysis re
. ,. Tolerance sensitivities. Figure 7 gives the part tolerance sensitivities for "key volt age" V4.
Figure 7: Relative parameter sensitivities (V4).
Part parameter (failure rate) sensitivities.
Combination with the previously given Load Sensitivity Pa rameter sets shows that a combination of a stable V24 and a load sensitive leads (for capacitor ClO) to a small Parameter (Failu re rate) Sensitivity for all other part parameters (Figure 8 ).
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Rl' RH '" Important conclusion from figure 9 is the large Parameter (Failure rate) Sensitivity of transistor T3 for it's internal parame ters and for the parameters in the transistors base network. Espe cially the effects of changes in Hfe(Q3) and L3 are very impor tant Therefore special attention should be paid to the tolerance of these parameters in this sample circuit during series produc tion.
Paramol., S.n.�ivity figu,es FR(Q3) Verification of circuits failing during simulation tests and in fall-off tests shows that indeed a strong relation exists between the stated part tolerances and the reliability of the High-Voltage transistor. Using the improved HV-transistor Load Sensitivity model it is possible to explain about 50% of the former unexpec ted failures.
CONCLUSIONS.
Sensitivity analysis methods are useful in addition to (MIL HDBK-2I7) failure rate predictions. MIL-HDBK-217 provided a good starting point for LSP models. Extensions are found (and being verified) for power semiconductors. After verification the se models will be incorporated in this method. As a result of this project it is now possible to perform a complete Parameter (Fai lure rate) Sensitivity calculation for many analogue circuits using singular devices. In many cases a stand alone Load Sensi tivity analysis only turns out to be quite useful.
Three different switched mode power supplies were used as testcase to find answers on the following questions:
-Find reliability figures of the circuit under test using (as far and as much as possible) conventional techniques.
The power supplies were analyzed and no particular reliabi lity problems were found. High stresses causing reliability pro blems did not occur.
-Find consequences of combined reliability & tolerance ef fect analysis on the circuit under test.
The circuits turned out to be particular sensitive to some mi nor internal (part value) changes. Combining reliability and to lerance effect figures it was possible to explain about 50 % of the former "unexpected" failures regarding parameter sensitivi ties such as the influence of variations in the value of L3 and Hfe(Q3) given in the example. Also more detailed reliability and tolerance models were found, especially for the key-components of this circuit such as the HV transistor.
In the near future models will be developed for integrated cir cuits (Start: september 1988) . Also the used method will be im plemented as a part of the CARAD software. (Start: august 198 8) 
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